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Summary
In this thesis a compact drain current model for nanoscale double-gate MOS-
FETs is presented. The model covers all operation regimes and bias voltages
up to 0.4V.
The modeling is done using conformal mapping techniques to solve the
2D Laplace equation in sub-threshold, and using a long channel model in
strong-inversion. In near threshold, a quasi-Fermi level model which uses
empirical constants is used to find the current. A continuous model is found
by expressing asymptotes in the sub-threshold and strong inversion regimes,
and combining them using a interpolation function. The interpolation func-
tion uses a parameter that is decided analytically from the near threshold
calculations.
The model shows good agreement with numerical simulations for bias
voltages below 0.4V and channel lengths bellow 50nm.
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Introduction
1.1 Background
In the early 60s John Atalla and Dawon Kahng fabricated the first metal-
oxide semiconductor field-effect transistors (MOSFETs), and demonstrated
the first successful MOS field-effect amplifier. Since then the MOSFET has
become the favorite of the electronics industry. The development of the
MOSFET the last 40 years has been dramatic, and the performance of in-
tegrated circuits has had an exponential growth. The main driving force
for this improvement has been the downscaling of the MOSFET. Smaller
transistors means faster transistors and more logic on a chip, which will lead
to cheaper circuits, faster processing speeds and better memory capacity. In
2009 Intel expects to deliver 32nm microprocessors[1].
The single-gate MOSFET (SG-MOSFET) has been scalable down to the
sub 100nm range with the help of high doping and steep doping gradients,
which reduce the mobility of the carriers. However, the favorite of the indus-
try is now reaching it’s scaling limits and new devices will be needed if the
transistor is to be scaled further. Such a device will have to be fabricated
with comparable cost and yield to that of the SG-MOSFET. The double-
gate MOSFET (DG-MOSFET) is one of the most promising candidates.
One advantage of the DG-MOSFET is that it makes it possible to achieve
high gate control by using a fully depleted body with low doping. This will
lead to a higher mobility for the carriers. The electrostatics of the DG will
however lead to a two dimensional problem, which means that new device
models will be needed as it’s not possible to continue the patchwork of the
SG models. The double-gate case will also be different because the threshold
voltage will not be defined in the same manner for the DG-MOSFET as for
the SG-MOSFET.
1
Chapter 1. Introduction
1.2 Integrated Circuit Design
Integrated circuits, also called "chips", are electronic circuits where all the
components have been manufactured on a thin slice of semiconductor ma-
terial, called a wafer. With very large scale integration (VLSI) 200 million
transistors can be placed on one cm2. An integrated circuit can contain both
digital and analog functions on the same chip. Since Complementary metal-
oxicide semiconductor (CMOS) technology can provide high density and low
power dissipation for the digital part, and a good mix of components for the
analog part it has become the most common technology used in integrated
circuits.
1.3 Device Simulation
In this work the numerical device simulator Atlas from Silvaco has been
used to verify the accuracy of the proposed models. Atlas has been used
since experimental data haven’t been available. Numerical device simulators
are technology computer aided design (TCAD) tools, which usually simulate
devices by iterations over Poisson’s equation with a transport model for a
given set of boundary conditions. This is usually done by discretizing the
2D surface or 3D volume with a grid and iterate over this with a partial
differential equation (PDE) solver. The convergence time and accuracy of
the solution depend strongly on the grid distribution and size, as more points
will give better accuracy and require more time. The convergence time will
also depend on the carriers statistics, solver type and current continuity.
Numerical solvers are usually not used to simulate circuits, as the models
are too complex and will require too much computer power.
1.4 Circuit Simulation
Because of the high cost of Integrated circuit fabrication, it is very important
that the circuits can be simulated accurately before fabrication. Mistakes in
the integrated circuit would be very costly. The circuit must therefore be ver-
ified with a circuit simulation tool. The industry standard simulation tool is
called SPICE (Simulation Program with Integrated Circuit Emphasis). The
key element in SPICE is the device models, and a large variety of models
and modeling approaches are developed at different research groups. This
ensures the development and quality of SPICE. The BSIM MOSFET model,
developed at Berkley, was the industry standard for many years, but in 2005
the Compact Model Council decided to make PSP, developed by Phillips
semiconductors and Pennsylvania State University, the new industry stan-
dard. SPICE has a lot of different models with different complexity. This
means that the designer has to choose what kind of model to use, whether
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he wants to use a time-consuming but precise model or a faster and less
accurate model.
1.5 Objective of Thesis
The objective of this work is to develop a compact short-channel DG-MOSFET
model based on the framework described by Kolberg[2] and Børli[3]. The
model should be analytical, not based on fitting parameters and cover short
gate lengths where there are few existing models. At gate lengths above
100nm there are other models available. The main focus in the work will be
on low bias voltages as these will be needed in important low power applica-
tions, and are important in devices where battery life time is an important
factor.
1.6 Outline of Thesis
In this thesis a compact drain current model for nanoscale double-gate de-
vices is presented. The model uses conformal mapping techniques to solve
the Laplace equation, in order to find the 2D potential in sub-threshold. In
strong inversion a long channel approximation is used in order to evaluate
the current. In near threshold the quasi-Fermi level is modeled with the
use of empirical constants. A continuous model, covering all regimes will be
presented.
In chapter 2 existing double-gate MOSFET models are reviewed. This
chapter includes short-channel models and long channel-models.
In chapter 3 basic conformal mapping theory is presented. The sub-
threshold solution used in the presented model is based on this theory.
In chapter 4 the compact model is presented. This chapter is divided into
5 sections. Section 4.1 presents the device that will be considered in the work.
The sub-threshold modeling, strong-inversion modeling and near threshold
calculations will be presented in section 4.2, 4.3 and 4.4 respectively and in
the final section, 4.5, the continuous model, which uses the modeling and
calculations from section 4.2, 4.3 and 4.4, will be shown.
In chapter 5 the compact model is compared to numerical simulations.
Chapter 6 and 7 contains the discussion and conclusion respectively. Fu-
ture work is discussed in the conclusion.
Chapter 1. Introduction
Chapter 2
Review of DG-MOSFET
Models
This chapter gives an introduction to different DG-MOSFET models, and
their strengths and weaknesses.
The potential in all DG-MOSFETs dominated by 2D electrical potential
is described by Poisson’s equation;
∂2ϕ(x, y)
∂x2
+
∂2ϕ(x, y)
∂y2
=
q
εsi
(Na + n) (2.1)
where q is the electron charge, εsi is the permittivity of the silicon, Na
is the acceptor doping, n is the mobile charge density and ϕ(x, y) is the
potential referred to the Fermi potential at the source contact. Equation
(2.1) is valid for a n-type device with the x-axis being the lateral direction
along the gates. Using classical Boltzmann statistics the density of carriers,
n, can be expressed as:
n =
n2i
Na
exp
[
ϕ(x, y)− VF
Vth
]
(2.2)
where ni is the intrinsic carrier density for undoped silicon, Vth is the
thermal voltage and VF is the quasi-Fermi level.
There are two main transport mechanisms used as a basis for compact
modeling of drain current, drift-diffusion[4] and ballistic[5]. With drift dif-
fusion the velocity of the carriers is limited because there will be lots of
collisions between the carriers in the channel. These collisions occur because
the mean free path, which is the length an electron travels on average be-
tween collisions, is much smaller than the channel length. With ballistic
transport however the mean free path will be longer than the channel and
no collisions will occur. In addition to these two transport mechanisms we
have quasi-ballistic[6] transport which is a combination where the mean free
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path is comparable to the channel length, and some electrons will suffer colli-
sions while others will pass through without colliding. In compact modeling
quasi-ballistic behavior is described as a ballistic transport with a statistical
ballistic carrier scattering quotient included as a model parameter.
2.1 Long-channel Models
Long channel modeling describes approaches where the effects of the 2D field
are regarded as inferior to the effect of the gates. The carriers in the channel
are mostly located close to the gates and the effects from the source and
drain electrodes are insignificant. This means that the 2D problem is viewed
as a 1D problem and can be solved by solving the 1D Poisson’s equation
transversal to the channel. A transport model can be used between source
and drain to calculate the current.
2.1.1 Modeling of undoped devices
Long channel models for undoped DG-MOSFETs have been presented by
Taur[7] and Ortiz-Conde[8]. Both of these models are based on solving the
1D Poisson’s equation in the direction transverse to the channel. All though
they used different approaches it was proved that the two methods were
equivalent[9]. Taur solves the problem by introducing a new parameter β
and gets a model that gives total agreement with the numerical simulations
for channel lengths of L = 1µm and a thin silicon film, tsi ≤ 25nm.
2.1.2 Modeling of doped devices
A 1D modeling procedure which included doping was proposed by Francis
et al.[10]. This model is based on the difference between the potential at
the interface between the oxide and the silicon, and the potential at the
center of the device, being taken as a constant. This means that Poisson’s
equation can be reduced to its depletion form, taking only into account the
fixed charges with:
ϕS − ϕ0 = qNat
2
Si
8εSi
(2.3)
where ϕS is the potential at the interface between the oxide and the
silicon and ϕ0 is the potential at the center of the device (y = tsi/2 + tox).
Using Gauss’ law the charge can be integrated over the surface to find an
expression for the current. In moderate inversion, accurate modeling of the
surface potential using Taylor expansion of Poisson’s equation will give:
d2ϕ(y)
dy2
=
q
εsi
(Na +
n2i
Na
exp[ϕS − (tsi/2 + y)ES/Vth]) (2.4)
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Integrating equation (2.4) twice will lead to the following expression:
ϕS = C2(ϕS , ES) + V
2
th
q
εsi
ns
E2S
(2.5)
where C2 is an integration constant, ns is the surface electron concentra-
tion, ES is the surface fields and ϕs is the surface potential.
The current is given by:
IDD = 2
Vds
L
∫ 0
−tsi/2
qµn(x)dx (2.6)
which can be solved, using iterations over equation (2.5). The mobility is
considered as a constant. This model is valid for small drain-source voltages,
but does not include short channel effects, such as DIBL (drain induced
barrier lowering).
Another approach for finding the current through a doped DG device was
presented by Baccaranis et al.[11]. This model is based on the DG device
being thought of as two SG devices placed back-to-back with two inversion
channels close to the gates. It is assumed that the current close to the gates
far exceeds the current at the center of the device. Using the gradual channel
approximation, the following equation is found:
IDD = 2
µ
L
C0
1 + αnVds
∫ Vds
0
[V ′G − ϕc(V )]dV (2.7)
Here C0 is the gate capacitance, αn is given as αn = µ/vsatL where vsat
is the saturation velocity, V ′G is the effective gate voltage given as V
′
G =
Vgs − (φm − χs + qNa/2Cg), φm is the work function of the gate metal, χs
is the electron affinity in the silicon and ϕc(V ) is the center potential found
implicitly by:
2Cg(V
′
G − ϕc) = −Qc(ϕc, VF ) (2.8)
where Qc = −qNCexp[(ϕc − VF )/Vth], assuming boltzmann statistics.
Equation (2.8) is only correct below the drain saturation voltage, which
is given by VDSS =
1
αn(
√
1+2αn(Vgs−VT )−1)
. The threshold voltage is given
by:
VT = φm −Xs + qNa/2Cg + Vthlog(2CgVth
qNc
) (2.9)
In weak and moderate inversion the center potential will be be pinned
to the threshold voltage. This will lead to the following expression for the
drain current:
IDD = 2
µ
L
C0
1 + αnVds
[(VGS − VT )Vds − 1
2
V 2ds] (2.10)
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and when the drain voltage exceeds the saturation voltage the following
equation will give the current:
IDD = 2
µ
L
C0
1 + αnVDSS
[(VGS − VT )VDSS − 1
2
V 2ds] (2.11)
Both of these equations are similar to the equations used for single-gate
devices and in sub-threshold the current will take the same form as the
standard MOSFET equations:
IDD = 2
C0µ
L
V 2thexp[(VGS − VT )/Vth][1− exp(−Vds/Vth)] (2.12)
2.2 Short-channel Models
Short channel devices are devices where the length/height ratio is so small
that the effect of the source and drain electrodes can not be ignored. This
means that the 2D electrostatics, including both the electrostatic effects of
the electrodes and the space charge must be considered. In short channel
devices there are short channel effects such as DIBL present.
Attempting to parameterize the 2D effects will lead to a lot of empirical
adjustable parameters. In order to avoid this the problem must be solved in
a more physical way.
2.2.1 Modeling of undoped/lightly doped devices
Chen et al[12] has proposed a threshold based short channel model. This
model is found by solving Poisson’s equation with only the mobile charge
term:
∂2ϕ
∂x2
+
∂2ϕ
∂y2
=
q
εsi
n (2.13)
where n = niexp[(ϕ − VF )/Vth] is the mobile charge term adjusted for the
quasi-Fermi level. The mobile charge can be expressed as n = niexp[ϕ/Vth],
if the drop in the quasi-Fermi level is assumed to be close to the drain.
This leads to the solution being independent of Vds and therefore ignoring
DIBL. This can be compensated for by using superposition the 1D part in
the lateral direction can be found:
∂2ϕ
∂x2
=
q
εsi
niexp[ϕ0/Vth] (2.14)
Using the boundary conditions ϕ0(−L/2) = ϕ0(L/2) = Vbi with equation
(2.14) and (2.13) the following equation is found:
∂2ϕ
∂x2
+
∂2ϕ
∂y2
=
q
εsi
niexp[ϕ0/Vth][exp(ϕ1/Vth)− 1] (2.15)
2.2. SHORT-CHANNEL MODELS 9
Using an assumption that the change in the x direction is given in ϕ0(x) the
2D equation can be solved using Taylor expansions.
The threshold voltage can be found as:
VT = VFB + ηVth
cosh(θ)
cosh(θ/2)
ln(QT/nitsi)− ϕ0m
[
cosh(θ)
cosh(θ/2)
η − 1
]
(2.16)
where θ and η are geometrical constants and QT is the inverse carrier density
found from the long-channel approximation:
VT,long = VFB + Vthln(QT/nitsi) (2.17)
Numerical simulations or measured data are needed to find QT . The authors
do not suggest any transport mechanism for use in the lateral direction.
2.2.2 Modeling of strongly doped devices
A strongly doped device will be more difficult to model as the carriers in
the channel will lead to a second conducting channel, even in sub-threshold.
Munteanu et al[13] have suggested a model which uses empirical parameters.
The approach is based on a superposition of lateral and transversal parts of
the electrostatic potential. This is given by:
ϕ(x, y) = ϕS(x)×A(x, y) (2.18)
where ϕS(x) is the surface potential and A(x, y) is an envelope function ,
which modulates the surface potential. The following function for the quasi-
Fermi potential is used by Munteanu et al.:
VF (x) =2Vth
m
n
× ln[(exp[−Vdsn/Vthm]− 1)(x/L)c/(Vgs − VFB) + 1]−1
× (atsi)Vds/3c (2.19)
Here m and n are structural parameters while a,b and c are empirical
parameters. The surface potential is found by:
d2ϕS
dx2
− 2Cox
εsitsi
ϕS =
1
εsitsi
[qNStsi − 2Cox(Vgs − VFB − ϕF ) + qi] (2.20)
where qi is the inversion charge. Evaluation of qi leads to the following
solution of equation (2.20):
ϕS(x) = C1exp(m1x) + C2exp(−m1x)− R(x)
m21
(2.21)
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C1, C2 and m1 are found from geometrical and electrical properties while
R(x) also consists of the inversion charge density.
Using drift-diffusion with a constant mobility the following expression for
the current is found:
IDD = µVth[1− exp(−Vds/Vth)]/
∫ L
0
dy∫ tsi
0 qniexp(ϕ(x, y)/Vth)
(2.22)
This expression gives good results compared to numerical and experi-
mental results at aspect ratios(length/height) above 3. when it is solved
numerically.
Chapter 3
Conformal Mapping
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Figure 3.1: Mapping between the Z-plane and the W-plane.
Conformal mapping is a set of transformations z = x+jy = f(w = u+jv)
that preserve angles and directions of curves through a point in the z-plane
unless f ′(z) is zero in this point. Conformal mapping is an important tool
in engineering mathematics since problems can be solved in a simpler region
than the original one.
Any polygon in the Z-plane can be transformed to the upper half of the
W-plane with the Schwarz-Christoffel transformation. This is a transfor-
mation that will map the periphery of the polygon to the real axis of the
W-plane and the body to the upper half of the W-plane, as shown in figure
3.1.
3.1 Conformal Mapping of DG-MOSFET
The potential in the DG-MOSFET is described by Poisson’s equation;
∂2ϕ(x, y)
∂x2
+
∂2ϕ(x, y)
∂y2
=
q
εsi
(Na + n) (3.1)
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where Na is the acceptor doping, n is the mobile charge density and
ϕ(x, y) is the potential referred to the Fermi potential at the source contact.
Na can often be ignored for lightly doped devices, i.e. Na < 10
16cm−3.
The potential can be divided into the mobile charge contribution, ϕ1,
and the inter-electrone coupling contribution, ϕ2. The total potential will
be given by the sum of these two contributions ϕ = ϕ1 + ϕ2, and by doing
this Poisson’s equation, (3.1), can be separated into a laplace equation and a
simplified Poisson’s equation giving the inter-electrode coupling contribution
and the mobile charge contribution respectively:
∂2ϕ2(x, y)
∂x2
+
∂2ϕ2(x, y)
∂y2
= 0 (3.2)
∂2ϕ1(x, y)
∂x2
+
∂2ϕ1(x, y)
∂y2
=
nq
εsi
(3.3)
In the sub-threshold regime of the DG-MOSFET the electrostatics is
dominated by the inter-electrode coupling and the potential is described by
the laplace equation. This means that it will be possible to use conformal
mapping to find the potential.
Using Schwarz-Christoffel transformation the rectangular body of the
DG-MOSFET can be mapped into the W-plane. This transformation of the
device will be done by;:
∂z
∂w
=
kC√
(1− w2)(1− k2w2) (3.4)
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Figure 3.2: The DG device body periphery mapped to the real axis of the W-plane.
where C and k are geometry dependent constants. When the body is
transformed to the W-plane, the periphery of the body will lie along the real
axis and the corners will be at u = −1/k,−1/
√
k, 1/k and 1/
√
k. The rest
of the body will be mapped into the semi-infinate upper half of the complex
W-plane, as shown in figure 3.1.
Integration of equation (3.4) will lead to the following form;
3.1. CONFORMAL MAPPING OF DG-MOSFET 13
z = kC
∫ w
0
∂w′√
(1− w′2)(1 − k2w′2)) + C1 = kCF (k,w) + C1 (3.5)
where C1 is an integration constant that will be zero if the center of gate
1 is defined by z=0, and F(k,w) is defined by the general Legendre elliptic
integral of the first kind:
F (k,w) =
∫ w
0
dw′√
(1−w′2)(1− k2w′2)) (3.6)
F(k,w) can be found by using look-up tables, simple iteration algorithms
or regular power expansions.
Integrating equation (3.5) from the center of gate 1, u=0 and v=0, to
the corner between gate 1 and the source, u=1 v=0, gives half of the length,
L, of the device and leads to the following equation;
L = 2kC
∫ 1
0
du′√
(1− u′2)(1− k2u′2)) = 2kCK(k) (3.7)
Here K(k)=F(k,1) is the complete elliptic integral of the first kind. In-
tegrating equation (3.5) from the corner between source and gate 1 (u=1,
v=0) to the corner between source and gate 2 (u=1/k, v=0) can be done by
solving the integral from u=0 to u=1/k and then subtract the integral from
u=0 to u=1. This integration gives the following equation;
jH = kC(F (k,
1
k
)− F (k, 1)) (3.8)
Since F(k,1/k)=K(k)-K(k’), where k’ is defined by k′ =
√
1− k2, equa-
tion (3.8) becomes:
jH = jkCK(k′)) (3.9)
Rearranging (3.7) leads to:
C =
L
2kK(k)
(3.10)
and combining equation (3.10) and (3.9) results in:
L
2H
=
K(k)
K(k′)
(3.11)
The k-value can be extracted from equation (3.11).
Using equation (3.10) and (3.11) the transformation (3.5) can be simpli-
fied to:
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z = x+ jy =
LF (k, u+ jv)
2K(k)
(3.12)
The transformation of the DG body to the W-plane can be simplified by
using an extended device body. This is done by replacing the oxide layer
with a dielectrically equivalent layer of undoped silicon. The device body
will now have an effective thickness of H = tsi + 2t
′
ox where t
′
ox =
toxεsi
εox
.
Figure 3.3 shows the body of the extended device.
More detailed information on conformal mapping and the extended body
can be found in work by Kolberg and others[14–18].
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Figure 3.3: Schematic diagram of the extended DG device body.
Chapter 4
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4.1 The Device
The device that will be considered in this thesis is a nanoscale double-gate
MOSFET transistor with a big range of geometries. The double-gate MOS-
FET transistor is a transistor with two gates, one on each side of the channel,
as can be seen in figure 3.3. The width of the device is W=1µm, the length
varies between 15- and 50nm, the oxide thickness is tox=1.6nm and the
thickness of the silicon varies between 8- and 12nm . The channel consists
of p-doped silicon with an acceptor doping of NA = 10
15cm−3 and the drain
and source terminals consist of n-doped silicon with donor doping concentra-
tion of ND = 10
20cm−3. The oxide used is a nitrided oxide and a metal with
a work function of Φm = 4.53eV , which is close to that of molybdenum, is
used as the gate metal. The permittivity of the silicon and oxide is εsi = 11.8
and εox = 7 respectively and the n+ silicon work function is Φs = 4.17eV .
The built in voltage is given as
Vbi =
Eg
2
+ φb +
kbT
2q
ln
(
NC
NV
)
(4.1)
Where φb is the potential difference between the Fermi level of the intrin-
sic silicon and the p-type silicon and is given by φb = Vthln
(
NA
ni
)
. NC and
NV are given by NC = 2
(
mnkbT
2π~2
) 3
2 and NV = 2
(mpkbT
2π~2
) 3
2 . NC and NV are
dependent on the effective mass of electrons(mn) and holes(mp) respectively
and will in the simulations in this report be taken as constants found in Atlas.
The value of the constants will be NC = 2.8 · 1025 and NV = 1.04 · 1025 The
reason why this is done is that the model will be compared with Atlas and
should therefore be using the same values to prevent errors that follow the
use of different constants. The effective masses are anisotropic quantities,
and they’re not defined as exact constants.
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The flat band voltage is given by
VFB =
(
Φm −
(
χ+
Eg
2 + qφb
))
q
− kbT
2q
ln
(
NC
NV
)
(4.2)
where χ is the electron affinity and Φm is the work function of the metal.
The electron affinity of silicon is 4.17eV and the work function of the metal
is assumed to be 4.53eV.
The device body will be fully depleted and this will lead to better gate
control[2, page 1].
4.2 Sub-threshold
In sub-threshold the electrostatics of the device is dominated by the inter-
electrode capacitive coupling between the electrodes. This means that the
2-D Laplace equation (3.2) can be used to find the potential in the device.
The 2-D Laplace equation can be solved using conformal mapping. The
carriers will be situated close to the source and drain terminals and along the
source-drain symmetry line. The potential can be calculated from equation
(4.10) and is shown in figure 4.1.
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Figure 4.1: The electrostatic potential of the DG device in sub-threshold
The drain current based on drift-diffusion theory can be expressed as;
Id = −qµnW
∫∫
n(x, y)
dVF (x)
dx
dxdy (4.3)
where VF is the quasi-Fermi potential, µn is the electron mobility, n is
the electron distribution, W is the width of the device and q is the electron
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charge. Th quasi-Fermi level is assumed to be constant in the x-direction
and the integral of equation (4.3) runs over the entire hight and width of
the device. Invoking current continuity along the channel and seperating
equation (4.3) into a VF -dependent and a coordinate-dependent part the
following equation will be found[19]:
Id =
WqµnVth[1− exp(−VdsVth )]∫ L/2
−L/2
dx
R tsi+t′ox
t′ox
n2
i
Na
exp[
ϕ(x,y)
Vth
]dy
(4.4)
Here ni is the carrier concentration in intrinsic silicon, Vds is the drain-
source voltage and ϕ(x, y) is the potential. The current given by equation
(4.4) is dependent on the inverse of the charge sheet density given by Bolts-
mann statistics:
ns =
∫ tsi+t′ox
t′ox
n2i
Na
exp
[
ϕ(x, y)
Vth
]
dy (4.5)
It is evident, when looking at numerical simulations, that the inverse
charge sheet density can be approximated by a normal distribution with the
mean value at the top of the barrier. The mean value will be at the top
of the barrier because this point carries the least charge, which leads to the
maximum of the inverse charge sheet density. The normal distribution will
be given by:
1
ns(x)
=
1
nsm
exp
(
− (x− xm)
2
σ2
)
(4.6)
where xm is the position of the top of the barrier, nsm is the charge sheet
density at the top of the barrier and σ defines the position where the charge
has increased by a factor of e compared to that of the top of the barrier.
The charge sheet density at the top of the barrier, nsm, can be found
through Boltzmann statistics, given in equation (4.5). To find nsm a po-
tential distribution along the y-axis will be needed. It has been shown that
a parabolic function is a good approximation in sub-threshold.[20]. The
parabolic equation is given as:
ϕ(x, y) = ϕc(x)
[
1−
(
1− 2y
H
)2]
+ Vgs − VFB (4.7)
Here ϕc is the potential along the source to drain symmetry line compared
to the gate silicon interface of the extended body, and is given by ϕc =
ϕ(x,H/2) + VFB − Vgs. Using equation (4.5) together with equaton (4.7)
the following expression for the charge sheet density at the top of the barrier
can be found:
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nsm =
n2i
Na
exp
(
ϕm
Vth
)∫ tsi+t′ox
t′ox
exp
[
− ϕc(x)
Vth
(
1− 2y
H
)2]
dy (4.8)
where ϕm = ϕ(xm,H/2) is the potential minimum (barrier maximum)
along the drain-source symmetry line. Solving the integral of equation (4.8)
will lead to the following expression:
nsm =
n2i
Na
exp
(
ϕm
Vth
)H√πVthErf
(√
ϕc(xm)tsi
H
√
Vth
)
2
√
ϕc(xm)
(4.9)
The potential will have to be found in order to find nsm and the cur-
rent. By mapping the device to the W-plane and solving the 2-D Poisson’s
equation the following expression can be found:[2]:
ϕ(u, v) =
1
π
{π(Vgs − VFB) + (Vbi + VFB − Vgs)tan−1
(
1− ku
kv
)
+ (Vbi + Vds + VFB − Vgs)tan−1
(
1 + ku
kv
)
− (Vbi + VFB − Vgs)tan−1
(
1− u
v
)
− (Vbi + Vds + VFB − Vgs)tan−1
(
1 + u
v
)
(4.10)
In the W-plane, the source-drain symmetry line is mapped into a semi-
circle with radius
√
1
k . Using equation (4.10) with v =
√
1
k − u2 will give us
the potential along the source-drain symmetry line. Differentiating equation
(4.10) with respect to u will lead to an expression for the barrier maximum:
um =
(1 + k)Vds
2k(2Vbi + vds − 2Vgs + 2VFB) (4.11)
vm =
√
1
k
− u2m (4.12)
The barrier maximum in the Z-plane can be found through mapping
along the source-grain symmetry line with equation (4.11):
xm =
L
2
F (2
√
k
1+k ,
√
kum)
K(2
√
k
1+k )
(4.13)
Finally, combining equation (4.4) with equation (4.9) and (4.8) will lead
to the following expression for the drain current:
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Id =
WqµnkT [1− exp(−VdsVth )]nsm√
π
2σ[Erf(
L−2xm
2
√
2σ
) + Erf(L+2xm
2
√
2σ
)]
(4.14)
As mentioned earlier, σ is the distance from the top of the barrier where
the charge has increased by a factor of e. By using a parabolic approximation
similar to equation (4.7) to describe the potential along the source symmetry
line the following expression for σ can be found:
σ =
√
ϕ(xm + σ, t′ox + tsi)− ϕm
(Vbi − ϕm) (L/2− xm) (4.15)
where ϕ(xm + σ, tox + tsi/2)is given in:
n2i
Na
e
ϕ(xm+σ,tox+tsi/2)
Vth
H
√
πVth
[√
ϕ(xm+σ,tox+tsi/2)tsi
H
√
Vth
]
2
√
ϕ(xm + σ, tox + tsi/2)
= ensm (4.16)
4.2.1 Sub-threshold Asymptote
An asymptote in the logarithmic plane is needed for implementation in a con-
tinuous function later in this thesis. The asymptote can easily be extracted
by using equation (4.14) at two different Vgs-values. With Idd1 corresponding
to Vgs1 and Idd2 corresponding to Vgs2 the following function can be used to
give the slope:
S =
Log[ Idd2Idd1 ]
Vgs1 − Vgs2 (4.17)
The slope could also be found without extracting the current at a second
Vgs-value by solving the following slope function:
S =
ln[10]Idd
Idd/Vgs
(4.18)
When the slope has been found the asymptote is given by:
Idd = Idd110
(Vgs−Vgs1)S (4.19)
Figure 4.2 shows the asymptotes compared to the numerical simulations
of the current. The asymptotes follow the current until it enters the near
threshold regime.
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Figure 4.2: Graph showing the asymptotes from the model compared to the nu-
merical simulations. The solid line indicates the numerical simulations
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4.3 Strong Inversion
In the strong-inversion the electrostatics is dominated by the mobile charge
contribution. The carriers in the channel will mostly be situated at the
silicon-oxcide border right under the gates and create two conducting chan-
nels (figure 4.3). Because of this it is possible to use long channel models as
the source and drain terminals won’t have a significant effect on the electro-
statics. The field between the gate and body will be much larger than the
field between drain and source through the entire channel.
Figure 4.3: Potential contour plot for the strong-inversion region.
The gradual channel approximation (CGA) is the basis for the long chan-
nel model. The GCA states that the electrostatic problem can be solved as
two coupled equations, the one dimensional poison equation between the
gates and a charge transport equation between source and drain. This ap-
proximation is dependent on the vertical field (gate) being much larger than
the horizontal (drain/source). Therefore the GCA will usually not work if
the transistor reaches saturation. With transistors with small gate lengths,
as considered in this report (<50nm), there will be no saturation as the trans-
port mechanisms will change to quasi-ballistic transport, before the current
saturates completely. Using the GCA, an equation that’s very similar to the
long channel equation for a single gate transistor multiplied by a factor of
two can be found. The big difference will be the threshold voltage that will
not be as simple in the double gate case as in the single gate case. The Vt
value in the long channel equation will only represent the threshold value for
the strong-inversion region and not the threshold-value for the transistor or
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continuous model.[7]
Figure 4.4: Schematic diagram of a double-gate MOSFET.
Vt will be found by starting with the 1-D Poisson’s equation and then
follow the approach suggested by Taur[7]. The DG-MOSFET structure is
shown, with y- and x-directions defined, in figure 4.4. Because the mobile
charge (electrons) will be much larger than the static charge, the starting
point will be Poisson’s equation along the vertical direction (gate to gate)
with only the mobile charge term.
d2ϕ
dx2
=
qn2i
εsiNa
exp
(
ϕ− VF
Vth
)
(4.20)
Where ϕ is the electrostatic potential, ǫsi is the permittivity of the sili-
con, VF is the electron quasi-Fermi potential and ni is the intrinsic electron
density. By integrating equation (4.20) twice the following solution will be
reached[7]
ϕ(x) = VF − 2kT
q
ln
[
tsi
2β
√
q2n2i
2ǫsikTNa
cos(
2βx
tsi
)
]
(4.21)
where β is a constant in the x-direction, not in the y-direction. β can be
found by using the boundary conditions
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ǫox
Vgs − VFB − ϕ(x = ± tsi2 )
tox
= ±ǫsidϕ
dx
| x = ± tsi
2
(4.22)
where VFB is the work function of the gates with respect to the intrinsic
silicon. By inserting equation (4.21) into (4.22) the following equation will
be found
q(Vgs − VFB − VF )
2kT
− ln
[
2
tsi
√
2ǫsikTNa
q2n2i
]
= lnβ − ln[cosβ] + 2ǫsitox
ǫoxtsi
βtanβ
(4.23)
By using equation (4.23) β can be found as a function of VF for a given
Vgs. VF will change between the drain and source, and since VF is y depen-
dent β will be the same.
The fact that the current must be the same through the channel, that
means the same for any y value, can be used to find the y dependence of VF
and β. The current continuity condition can be expressed as
Ids = µWQi
dVF
dy
= constant (4.24)
where µ is the effective mobility, Qi is the charge per unit gate area and
W is the channel width. Integrating formula (4.24) and using dVdy =
dV
dβ
dβ
dy
the following equation will be found
Ids = µ
W
L
∫ Vds
0
Qi(VF )dV = µ
W
L
∫ βd
βs
Qi(β)
dV
dβ
dβ (4.25)
where βs is the β value at source and βd is the β value at drain. The
charge per unit gate area Qi can be expressed as a function of β by inserting
formula (4.21) into gauss law[21], Qi = 2ǫsi
dϕ
dx
∣∣
x=
tsi
2
Qi = 2ǫsi
2kT
q
2β
tsi
tanβ (4.26)
By substituting equation (4.26) into (4.25) and then integrate the ex-
pression analytically a solution can be found
Ids = µ
W
L
4ǫsi
tsi
(
2kT
q
)2∫ βs
βd
[tanβ + βtan2β +
2ǫsitox
ǫoxtsi
βtanβ
d
dβ
(βtanβ)]dβ
= µ
W
L
4ǫsi
tsi
(
2kT
q
)2[
βtanβ − β
2
2
+
ǫsitox
ǫoxtsi
β2tan2β
]∣∣∣∣
βs
βd
(4.27)
The right hand side of equation (4.23) and the β dependent part of
equation (4.27) can be expressed as
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fr(β) = lnβ − ln[cosβ] + 2rβtanβ (4.28)
gr(β) = βtanβ − β
2
2
+ rβ2tan2β (4.29)
were r = ǫsitoxǫoxtsi is a structural parameter. If boundary conditions are used
with equation (4.23), fr can be used to find expressions for the β values at
drain and source. By using these values in gr it will be possible to find an
expression for Ids that is not β dependent. To simplify equation (4.23), the
constant V0 is used.
V0 = VFB +
2kT
q
ln
[
2
tsi
√
2ǫsikTNa
q2n2i
]
(4.30)
At the drain the voltage, VF , will be equal to Vds and at source it will
be equal to 0. This leads to the following equations at source and drain
respectively: fr(βs) =
q
2kT (Vgs − V0) and fr(βd) = q2kT (Vgs − V0 − Vds). By
using these equations βs and βd can be found. βs and βd can then be inserted
into equation (4.27) to yield an expression for Ids that is only dependent on
the variables Vgs and Vds
Ids = µCox
W
L
[(Vgs−Vt)2−(Vgs−Vt−Vds)2] = 2µCoxW
L
(
Vgs−Vt− Vds
2
)
Vds
(4.31)
where Vt = V0 + δ and δ =
2kT
q ln
[
Vgs−V0
4rkT
]
is a second order term that
comes from the ln(cosβ) part of fr(equation (4.28))[7].
4.3.1 Strong inversion asymptote
It is necessary to find the asymptote of the current to implement it in the
continuous model. One way to do this is by expressing a linear equation in
the logarithmic scale
log(Ids) = log(Iconst) +
Vgs
S
=> Ids = Iconst · 10
Vgs
S (4.32)
where S is the slope factor in the logarithmic scale and Iconst is the current
at Vgs = 0 found through a chosen Vgs value. The Iconst value will adjust the
current by a constant and be found at the Vgs that gives the best results.
Iconst = 2µCox
W
L
(
Vgs − Vt − Vds
2
)
Vds · 10−
Vg1
S (4.33)
By calculating the derivative of the logarithm of Ids an expression for the
slope factor can be found[22].
4.3. STRONG INVERSION 25
dln(Ids)
dVgs
=
1
Ids
dIds
dVgs
=
d
dVgs
(
ln(Iconst) +
Vgs
S
· ln(10)
)
(4.34)
S =
ln(10)Ids
dIds/dVgs
(4.35)
S is found by inserting equation (4.31) and its derivative into equa-
tion(4.35). This is done in appendix A.
S = ln(10)(Vgs − V0 − Vds
2
) (4.36)
The slope is dependent on Vgs. Since a linear equation is desired in
the logarithmic scale, a constant slope factor must be found. This is done
by deciding the slope factor at a certain Vgs value. The Vgs value is decided
graphically through simulations to see which value gives the best resemblance
to results from Atlas. In this thesis both Iconst and the slope S are found at
Vgs = 1V
Figure 4.5 shows the asymptote compared to numerical simulations of
the current.
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Figure 4.5: Graph showing the asymptotes from the model compared to the nu-
merical simulations. The solid line indicates the numerical simulations
Chapter 4. Compact Current Modeling
4.4 Near Threshold
In the threshold region the potential due to the charge in the channel will be
comparable to the inter-electrode potential. This means that an approxima-
tion where only one of these terms is considered can not be used. In other
words, both the inter-electrode potential and the mobile charge term must
be considered in the potential. For low-frequency signals, current can be as-
sumed to be same at every point along the channel, it is therefore sufficient
to find the current through the device at a single point. The current through
the center of the device can be found using the following equation:
Id = qµWns0e
−VF0
Vth
dVF0
dx
∣∣∣∣
x=0
(4.37)
Here VF0 is the quasi-Fermi level at the center of the device, (
dVF0
dx ) is
the effective field and ns0 is the charge sheet density at the center, referred
to the quasi-Fermi level.
In this thesis the current will be found through the middle of the device at
Vgs = 0.3V . Vgs = 0.3V is selected because it is close to the threshold value,
and a current at a Vgs near threshold is needed to find the m-parameter in
the continuous equation (4.49). The current will be found by modeling the
quasi-Fermi level, the effective electric field and the potential. The potential
will be used to find the charge sheet density at the center of the device.
4.4.1 Quasi-Fermi potential
The drift diffusion current density is given as[3]:
Jds = qµnns(x)
dVF (x)
dx
(4.38)
By assuming that the quasi-Fermi level is constant over any cross-section
perpendicular to the x-axis, and using Boltzmann statistics for the charge
sheet density, integration of equation (4.38) will lead to the following equation[3]:
IDD = qµnVth
∫ Vds
0 exp(
−VF
VthdVF
)∫ L/2
−L/2
dx′
ns0(x)
= qµn
1− exp(−VdsVth )∫ L/2
−L/2
dx′
ns0(x)
(4.39)
An expression for the quasi-Fermi level can be derived from (4.39)[3]:
VF (x) = −Vthln
[
1− IDD
qµn
∫ x
−L/2
1
ns0(x′)
dx′
]
(4.40)
By combining equation (4.40) and (4.39) an equation describing the
quasi-Fermi level in the center of the device can be found:
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VF0 = −Vthln
[
1− 1− e
−Vds
Vth∫ L/2
−L/2
dx
nso(x)
∫ 0
−L/2
dx
nso(x)
]
(4.41)
The quasi-Fermi level at the center, given as VF0, is dependent on the
ratio, R, of the inverse charge sheet density between the center of the device
and the source, compared to the complete channel. At very low Vds-values
the charge distribution will be close to symmetrical around the center of the
device and R will be close to 0.5. In this case the quasi-Fermi level can be
approximated quite easily[23], at higher Vds-values it will however be more
difficult, and a model for the ratio is required.
Numerical simulations of the ratio show an exponential shape that can
be approximated by:
R = 1− 0.5eaVds (4.42)
Where the factor a has been found empirically by numerical simulations
of the ratio at Vds = 0.2V with different silicon thicknesses, tsi, and lengths,
L. With this the final expression for the ratio becomes:
R = 1−0.5[0.27446−1.873 ·107 tsi+(0.0134914−3.41 ·105tsi)L]
Vds
0.2V (4.43)
This approximation is based on empirical data from the numerical sim-
ulations of the ratios. It it is only valid at Vgs = 0.3V but that is the only
value needed in this model. Figure 4.6 shows the ratio from equation (4.43)
compared with the ratio from the numerical simulations.
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Figure 4.6: Graph showing the ratio from the model compared to the numerical
simulations. The solid line indicates the numerical simulations
Using equation (4.41) together with (4.43), the quasi-Fermi level at the
center of the device at Vgs = 0.3V can be found. At high Vds-voltages the
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term inside the natural logarithm in equation (4.41) will get close to zero
as the ratio and 1 − e−
Vds
Vth both become closer to 1. This means that the
model will be very sensitive and amplify the errors from the ratio at high
Vds. Figure 4.7 shows the quasi-Fermi level from the model compared with
the numerical simulations with gate lengths 15nm, 25nm and 40nm. Several
other quasi-Fermi level models were tested and found inadequate during the
work.
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Figure 4.7: Graph showing the quasi fermi level from the model compared to the
numerical simulations. The solid line indicates the numerical simulations
4.4.2 Effective Electric Field
Next, the effective electric field (dVF0dx ) will have to be found, differentiat-
ing the expressions for the quasi-Fermi level will be inaccurate and a new
approximation is needed. The following compact model is purposed:
dVF0
dx
=
Vds
L
(4.44)
A more exact model was also found empirically:
dVF0
dx
=
(90 · 10−9m− L)
50 · 10−9m
Vds
L
− V
2
ds
L · 1V (4.45)
The model of equation (4.45) is more accurate, but is also much more
complex. New empirical parameters will be introduced if equation (4.45) is
used. This will make the model less physical and more empirical. The model
of equation (4.44) is therefore preferred even though it gives less accuracy
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than the other proposed model. Figure 4.8 shows the differentiated quasi-
Fermi level from numerical simulations together with the two proposed ap-
proximations. The approximation of equation (4.44) is marked with crosses
and that of equation(4.45) is marked with triangles.
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Figure 4.8: Graph showing the differentiated quasi-Fermi level from the models
compared to the numerical simulations. The solid line indicates the numerical
simulations
4.4.3 Electrostatic Potential
As mentioned in section 3.1, the potential can be divided into the mobile
charge and inter-electrode contributions. The inter-electrode contribution is
given by equation (4.10). The mobile charge contribution to the potential can
be found by solving Poisson’s equation, (3.3). Near threshold, the potential
due to the charge (ϕ1) will have an almost linear slope at the center of the
source drain symmetry line, and the approximation d
2ϕ1
dx2
|x=0 = 0 can be
used. This means that the 1D Poisson’s equation is sufficient to find the
potential at the center of the device.
A parabolic shape was assumed for the gate to gate symmetry line:
ϕ1(0, y) = ϕ1m(1− (1− 2 y
H
)2) (4.46)
where ϕ1m is the potential at the center of the device and H is the height
of the device. Differentiating equation (4.46) twice with respect to y will
lead to the following equation:
dϕ1(0, y)
dy
= −8ϕ1m
H2
(4.47)
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Combining equation (4.47) and (3.3) and setting d
2ϕ1
dx2 at the center equal
to zero will lead to the following equation:
− 8ϕ1m
H2
=
q
εsi
n2i
Ns
exp(
ϕ1m + ϕ2(0,H/2) − VF0
Vth
) (4.48)
ϕ1m can easily be found by combining equation (4.48) with equation
(4.10) and (4.41).
The charge sheet density at the center can now easily be found using the
Boltzmann statistics from equation (4.5) with the potential from equation
(4.48) and (4.10).
Using the models described in this section the current at Vgs = 0.3V can
now easily be found with equation (4.37).
4.5 Continuous Model
In strong inversion and sub-threshold it is possible to simplify the potentials
and find expressions based on simple approximations. These expressions can
be used to find compact models that describe the current in these regimes.
In this thesis asymptotes describing the current in sub-threshold and strong
inversion have been found in section 4.2 and 4.3 respectively. Both these
asymptotes will overestimate the current in the threshold region, and a con-
tinuous model that combines these compact models is desired. Such a model
must meet the requirements of circuit simulators, and not be too complex
or give too much error. The following interpolation function is purposed:
IDD = 10ˆ
(
log(Isub)[
1 +
( log(Isub)
log(Iinv)
)m] 1
m
)
(4.49)
where Isub and Iinv are the asymptotes in sub-threshold and strong in-
version respectively and m is a parameter found by matching the current
to the near threshold calculations of section 4.4. The continuous model will
follow the sub-threshold and strong inversion asymptote in the sub-threshold
region and strong inversion region respectively.
Figure 4.9 shows the interpolation function of equation (4.49) together
with the numerical simulations from Atlas and the modeled asymptotes in
strong inversion and sub-threshold. The crosses indicate the continuous
model and the solid line indicates the numerical simulations while the dotted
lines show the asymptotes.
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Figure 4.9: The continuous model compared with numerical simulations and the
asymptotes. The solid line indicates the numerical simulations, the crosses indicate
the continuous model and the dashed lines show the asymptotes from sub-threshold
and strong inversion.
Chapter 5
Simulations
In this chapter the performance of the model will be investigated. At short
channel lengths (L ≤ 20nm) the scaling factor(Length/hight) of the device
becomes too large, and Poisson’s equation from equation (4.48) starts giving
large errors. Because of this, all simulations of the device at 15nm will be
performed with a silicon thickness of tsi = 8nm. All gate lengths from 20nm
and above are simulated using a silicon thickness of tsi = 12nm. Figure 5.1,
5.2 and 5.3 show the I − Vgs curves of the 15nm, 25nm and 40nm devices
for Vds=0.1V, 0.3V and 0.4V respectively.
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Figure 5.1: Graph showing how the current varies with Vgs at Vds set to 0.1V. The
crosses show the performance of the compact model.
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Figure 5.2: Graph showing how the current varies with Vgs at Vds set to 0.3V. The
crosses show the performance of the compact model.
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Figure 5.3: Graph showing how the current varies with Vgs at Vds set to 0.4V. The
crosses show the performance of the compact model.
Chapter 5. Simulations
It can be seen that the model yields good results for the 15nm device
and the 25nm device, however, the 40nm device overestimates the current
at high Vgs and Vds values. At Vds = 0.1V the model performs well even for
the 40nm device, but at higher Vds values it only returns good results below
Vgs = 0.4V .
The results for the 25nm and 15nm device can be viewed closer in the
I−Vds curves in figure 5.4 and 5.5. The model underestimates the current for
the 15nm device and figure 5.6 shows how this could be improved by using
the more exact model for the differentiated quasi-Fermi level of equation
(4.45).
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Figure 5.4: The I−Vds curve of the 25nm device with tsi=12nm. The crosses show
the performance of the model.
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Figure 5.5: The I − Vds curve of the 15nm device with tsi=8nm. The crosses show
the performance of the model.
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Figure 5.6: The I−Vds curve of the 15nm device with tsi=8nm and the differentiated
quasi-Fermi model of equation (4.45). The crosses show the performance of the
model.
At low Vgs values the model gives an excellent agreement with the nu-
merical simulations for all lengths between 15nm and 40nm. The I − Vds
curve at Vgs=0.1V for devices with gate lengths of 15nm, 25nm and 40nm
can be seen in figure 5.7.
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Figure 5.7: Graph showing the models compared to numerical results at Vgs = 0.1V .
The crosses indicate the compact model.
Chapter 6
Discussion
A compact drain current model for a nanoscale double-gate transistor has
been presented. The model has been tested with different voltages and gate
lengths.
The model presented in this work yields good results until it reaches
Vgs-values above 0.4V. It is therefore natural to call this model a low power
model. Such a model could be very useful as low power circuits are much
needed, especially in battery dependent applications.
At gate lengths of 40nm and above the model will give substantial errors
also at Vgs=0.4V, where the model returns good results for devices with
shorter gate lengths. The main focus in the work was however on the smaller
gate lengths as other models that work on longer gate lengths exist. Models
describing the drain currents of transistors with gate lengths below 50nm are
scarce.
The model has some empirical parameters in the quasi-Fermi level model,
but can still be thought of as analytical.
A look-up-table or a completely empirical function for the m-values of
equation (4.49) could be an alternative to the solution in the near threshold
regime. This would give better accuracy in the near threshold region and
also reduce the Vgs limitations of the model. However, a solution like that
would not allow any adjustments to the model. Using an analytical model
means that the inversion and sub-threshold models can be changed without
the near-threshold model becoming useless. Another benefit of using an
analytical model is the possibility of using parts of this model for other uses.
A model describing the quasi-Fermi level could for instance be very useful for
other modeling tasks. However, the quasi-Fermi potential presented in this
work is only valid at one specific gate voltage, Vgs = 0.3V and will because
of this probably not be very useful in other models. This is also the case for
the modeling of the potential at near threshold, since this model uses the
quasi-Fermi level model.
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Chapter 7
Conclusion
A compact model describing the current through a nanoscale double-gate
MOSFET has been presented. At low Vgs-values the currents generated by
the model correspond well to numerical simulations done with Atlas from
Silvaco. However, the model will generate large errors for Vgs-values above
0.4V and is therefore regarded as a low power model.
In sub-threshold, the model is based on conformal mapping techniques
used to solve the inter-electrode potential contribution, and a long channel
approximation is used in the strong inversion regime. The two regimes are
combined using an interpolation function that involves an m-parameter that
is found analytically through calculations of the current in near threshold.
7.1 Future Work
A complete compact model for inclusion in circuit simulators must include
models describing the current, capacitances and noise in the device. Since
this work only concentrates on the modeling of the current, models describing
the noise and capacitances are needed in the future. When these models are
developed SPICE-type models can be created.
The model presented in this work can also be used to find an expression
for the threshold voltage. This can be done by differentiating the current
with regard to the gate voltage in order to find the transconductance. The
maximum transconductance will be at the threshold voltage.
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Appendix A
Derivation of the slope factor
This appendix will show how S was derived through the differentiation of
Ids.
The current Ids is given by
Ids = 2µCox
W
L
(
Vgs − Vt − Vds
2
)
Vds (A.1)
where Vt is given by
Vt = V0 +
2kT
q
ln
[
Vgs − V0
4rkT
]
The derivative of Ids will be
dIds
dVgs
= 2µCox
W
L
(
1− dVt
dVgs
)
Vds
where the derivative of Vt can be expressed as
dVt
dVgs
=
2kT
q
1
Vgs − V0
The derivative of Ids with respect to Vgs will be
dIds
dVgs
= 2µCox
W
L
(
1− 2kT
q
1
Vgs − V0
)
Vds (A.2)
The next step will be to find the slope, S.
S =
ln(10)Ids
dIds/dVgs
(A.3)
By inserting equation (A.1) and equation (A.2) into equation (A.3) the
following expression will be found
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S =ln(10)
2µCox
W
L
(
Vgs − V0 + 2kTq ln
[
Vgs−V0
4rkT
]
−Vds2
)
Vds
2µCox
W
L
(
1− 2kTq 1Vgs−V0
)
Vds
S =ln(10)
(
Vgs − V0 + 2kTq ln
[
Vgs−V0
4rkT
]
−Vds2
)
(
1− 2kTq 1Vgs−V0
) (A.4)
According to Taur[7] 2kTq ln
[Vgs−V0
4rkT
]
is a small second-order effect with
values close to 0.05V. By using series expansion, 11+α = 1 − α + α2..., and
only considering factors of the first degree, since α is small, the following
equation will be found from equation (A.4)
S = ln(10)(Vgs − V0 − Vds
2
) (A.5)
